Abstract-A two-dimensional treatment of the potential distribution under the depletion approximation is presented for poly-crystalline silicon thin film transistors. Green's function approach is adopted to solve the two-dimensional Poisson's equation. The solution for the potential distribution is derived using Neumann's boundary condition at the silicon-silicon di-oxide interface. The developed model gives insight into device behavior due to the effects of traps and grainboundaries. Also short-channel effects and drain induced barrier lowering effects are incorporated in the model. The potential distribution and electric field variation with various device parameters is shown. An analysis of threshold voltage is also presented. The results obtained show good agreement with simulated results and numerical modeling based on the finite difference method, thus demonstrating the validity of our model.
I. INTRODUCTION
Recently polycrystalline silicon (poly-Si) thin-film transistors (TFTs) have emerged as the device of choice for many applications with desirable electrical characteristics. These include, the integrating driver circuits and pixel transistors on the same glass panel, active matrix liquid crystal displays (AMLCDs) in notebook computers and high definition televisions (HDTVs), printer heads, scanners, synchronous random access memories (SRAMs), image sensors, high performance electrically erasable programmable read only memories (EEPROMs), three-dimensional large scale integrated (LSI) circuits and system-on-panel applications [1] [2] [3] [4] [5] . Also, a high-resolution activematrix microencapsulated electrophoretic display (EDP) driven by polycrystalline-silicon thin-film transistors (poly-Si TFTs) with integrated drivers have been developed [6] . However, the conventional poly-Si TFTs have poor field effect mobility and high leakage current due to the grain-boundaries in the channel region [7] [8] . The random distribution of grain sizes and grainboundary locations lead to unacceptable degradation of device performance for very large scale integrated (VLSI) applications [9] . As the dimensions of poly-Si TFTs are reduced to sub-micrometer scale [10] , a decrease in the number of grain-boundaries occurs and this leads to many favorable characteristics such as higher mobility, steeper sub-threshold slope, lower threshold voltage and lower leakage current. A successful design of circuits using poly-Si TFTs requires a proper understanding of its electrical properties. Several models (physics based, empirical and analytical) have been proposed to predict the characteristics of poly-Si TFTs [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] but these do not give insight into the device behavior due to the effects of traps and grain-boundaries. Thus, the need arises to formulate a model that gives insight into the effects of traps and grain-boundaries.
The electrical properties of poly-Si films have been interpreted in terms of two distinct models: (i) the segregation theory [22] and (ii) the grain-boundary trapping theory [23] , and are used to characterize polySi TFTs. The upcoming problem in electrostatics is the complication occurring due to the non-linearity of Poisson's equation, and further in the case of shortchannel devices, determining the potential distribution becomes a more complex process as Poisson's equation becomes a two-variable problem. This problem has led to the use of the depletion approximation (sub-threshold regime) in our analysis. In order to model the twodimensional (2-D) characteristics of short-channel poly-Si TFTs, Green's function technique is used to determine the exact solution of 2-D Poisson's equation and can be used for any doping profile.
In Section II, Green's function technique with multizone solution for 2-D Poisson's equation is described. The zone under consideration is enclosed within a box traced by dashed lines comprising different sub-zones. The solution for 2-D potential distribution in the zone (box) is derived exactly with the given set of boundary conditions and verified by 2-D numerical and simulated results. The derived 2-D potential model incorporates short-channel effects (SCEs) and drain induced barrier lowering (DIBL) effects, and is utilized to demonstrate the electric field, and to evaluate the threshold voltage. Results so obtained are also discussed. Lastly, Section III comprises concluding remarks on the work done.
II. MODELING and DISCUSSION

Potential Distribution Model
The basic structure of poly-Si TFT analogues to silicon-on-insulator metal oxide semiconductor field effect transistor (SOI MOSFET) [24] with single crystal silicon (c-Si) film replaced by poly-Si thin film (active region) and the gate adjacent to buried oxide is absent. Fig.1 shows the schematic of the ensemble device with break line describing j number of grain-boundaries present in the poly-Si film. The zone enclosed within the dashed lines is further categorized as different sub- zones. Zone I consists of the gate oxide of the device, zone II represents the poly-Si film, and the buried oxide lies in zone III of the device. The 2-D Poisson's equation for the above described system is given as: Y is the onedimensional depletion width and poly t is thickness of the poly-Si film. The effect of trap/defect states using continuous density of states is incorporated in doping concentrations N gr and N gb . The density of defect states used in the analysis is a combination of exponentially decaying band tail states and Gaussian distribution of mid-gap states. It is assumed that the total density of states comprises two tail bands (donor-like valence band and acceptor-like conduction band) and two deep level bands (acceptor-like and donor-like Gaussian distribution) [23] .
Q are the trapped carrier density in the grain and grain-boundary region respectively, and can be determined by integrating the density of states
) and probability of occupation of a trap level [25] ( ( )
It can be seen from (1) that Poisson's equation reduces to the Laplace equation for zone I and zone III. Also, solving the equation zone-wise reduces the complexity in calculation of equivalent charge density which arises due to the existence of a common boundary between adjacent zones. Using boundary conditions listed in Table I and Green's function solution [26] for each zone as represented in Table II , the 2-D potential distribution for the given Poisson's equation (1) is obtained.
An expression for 2-D potential distribution using Green's theorem and after substitution of Green's function solutions is
The general form of the modeled potential distribution in each zone is given as: ( ) 
Si y poly Zone II c=1, for n=0 c=2, for n≠0 must be evaluated. These
Fourier coefficients can be expressed by equating (4) and (5) at y =0, and (5) and (6) are given in Appendix.
In poly-Si TFTs, the contributing potential due to space charge density reduces to zero for zone I and III as ( ) y x, ρ is equal to zero, but for zone II (poly-Si film) is expressed as 
Hence, the first term in (5) is replaced by (7) . In order to demonstrate the validity of our model, the calculated results using (5) in the active device region (poly-Si film) are compared with simulated results [27] and numerical model. The numerical modeling is based on finite difference method with the same set of boundary conditions and space charge density distribution. Fig.3 . It is seen that the value of the minimum channel potential rises as the number of barriers increases in the channel. The figure also shows the number of grains available in the channel with formation of potential barriers after each grain end, i.e. at the grain-boundary region.
Horizontal Electric Field at Si-SiO 2 Interface
The expression for the horizontal electric field, c ξ at the front end of Si-SiO 2 interface ( y =0) is given as 
The horizontal electric field is formulated to extract the position of minimum surface channel potential (5) to obtain the value of the minimum surface channel potential. Further, in the electric field analysis of poly-Si TFT, the first term in (8) is replaced by the derivative of expression (7) and can be expressed as [27] and numerical results. This figure shows an abrupt change in the value of the horizontal electric field at the grain-boundaries close to the drain end. This occurs due to the formation of a potential barrier at the grainboundary that was suppressed by the drain bias (Fig.2 ). This figure also demonstrates the existence of SCEs incorporated in device modeling and DIBL effect which can be viewed as the rise in its value near drain end. 
Threshold Voltage
The threshold voltage ( th V ) of the device is one of the most important parameter for circuit, device and process characterization. By modeling aspect, it is referred to as that particular gate voltage at which the minimum surface channel potential is equal to twice the Fermi potential value ( finv φ ), i.e. the condition for onset of inversion regime. In our case, while equating the surface horizontal electric field to zero there exist several minima positions ( min x ). This is due to the barriers in the channel, which causes a sudden change in the electric field value and hence, a point of minima arises. In order to extract the Fig.6a . The values match remarkably with simulated results [27] . The figure shows roll-off in the value of threshold voltage as we switch towards small dimensions which is in agreement device physics as less value of gate-source voltage is required to deplete the reduced area. The drain bias also contributes to scaling down the threshold voltage value as lateral field induced depletion reduces region of concern required to be depleted. From the figure, for fixed dimensions of grain/grain-boundary, the number of grain-boundaries incorporated in the channel length can be determined. The impact of change in the number of grainboundaries existing in a particular channel length can also be seen from the figure. The figure shows a rise in the threshold voltage with increase in channel length. For fixed grain dimensions, as channel length increases a larger number of grain-boundaries are incorporated in the channel, thus increasing grain-boundary effects.
Also, as the grain dimension switches from 0.16µm to 0.3µm the threshold voltage of the device decreases. This is due to the fact that a lesser number of grainboundaries are incorporated in the channel, thus lowering the grain-boundary effects. To show the experimental evaluation of our modeled results, Fig. 6b is drawn for the threshold voltage of the device. In the figure, the threshold range is presented which refers to the threshold voltage values at different grain-boundary positions, as the probability of finding the grainboundary is in-determinant on experimental basis. The results produced i.e. threshold voltage range is in agreement with experimental results [28] thus, justifying our analysis. Fig. 7 shows the contour plot of threshold voltage for different channel lengths and grain sizes at drain voltages, ds V =0V and 1V. The contour shows that at small channel lengths, the contour lines are nearby/close to each other over a span of various grain sizes. This happens as the device geometry itself reduces to a single grain-boundary value problem when the grain size exceeds the channel length. Thus, the contribution to the device threshold roll-off is only due to the reduction in channel length i.e. SCE that enhances the overall device potential due to reduced area to be depleted. Whereas, when the channel length exceeds the grain size i.e. towards the increasing value of channel length, the role of grain-boundary effect is more prominent, and can be visualized by widening of spacing between different contour lines. The drain voltage when switches from ds V =0V to ds V =1V, shows a decay in threshold voltage value due to up-raiser of minimum channel potential and in-turn meeting the requirement of ( ) 0 , min x Φ = finv ϕ at earlier gate voltages.
The variation of the minimum surface channel potential position (x min ) with channel length at various gate-source voltage values and grain sizes is plotted in Fig.8 and its inset. The increase in x min is due to the shifted grain-boundary and increase in the channel length. A sudden transition seen in the curves is due to the transition of device from a single grain-boundary problem to the two grain-boundary problem. As we switch from the two grain-boundary to the three grainboundary problem and so on, not much of transition is seen in the value of the minimum surface potential position with respect to channel length. This is due to the reason that as more grain-boundaries lie in the channel, their independent effects are suppressed by their mutual effect. Minimum surface channel potential Fig.9 and its inset. The figure shows that the minimum surface channel potential position shifts towards the source end with the increase in drain bias (DIBL effect). Also a sudden transition in the value of x min is seen whenever there is an increase in the number of grain-boundaries in the channel. On comparison of Fig.9 with its inset, it is seen that for grain size of large dimensions, x min lies near to the drain end. This can be explained as the grain-boundary effect on the channel is suppressed by drain bias.
III. CONCLUSION
A 2-D model under the depletion approximation is presented for a poly-crystalline silicon thin film transistor. Green's function approach is found to be a promising approach to solve the 2-D Poisson's equation for any arbitrary doping profile. The developed model gives insight into device behavior due to the effects of traps and grain-boundaries. The figures demonstrate the effect of the number of grain-boundaries present in the channel. SCEs and DIBL effects can also be seen from the figures, and as the device dimensions are reduced, these effects contribute in the minimizing of potential barrier generated due to traps at the grain-boundary. The drain bias also affects the channel potential as it overcomes the barriers found close to the drain end. The results obtained show good agreement with simulated results and numerical modeling results based on the finite difference method for the same set of boundary conditions and space charge density distribution. 
